menu
clear
Discover MERL
Vision & Strategy
Our Team
Technical Advisory Board - TAB
Projects Teams
MERL Talks
Research & Development
PLL
Self-Biased PLL Design
CHISEL based SoC
IBTIDA (ابتدا)
Verilog based SoC
GHAZI (غازی)
Azadi (آزادی)
Verification
BURQ IDE
Research Projects
Reverse Engineering of Rocket Chip
Compiler Research
LLVM Compiler
Simulator
Oxygen Simulator
Research & Development
PLL
CHISEL based SoC
Verilog based SoC
Verification
Research Projects
Compiler Research
Simulator
Trainings
Workshops
PyDay
Basic RISC-V
RISC-V ISA and Logisim
Auto Place & Route
OPEN-LANE
Trainings
PyDay
RISC-V ISA and Logisim
OPEN-LANE
Newsroom
Headquarter (
UITU
)
Hamza Shabbir
Research Associate
I am the Research Associate with 1+ year of experience in chip designing and verification.
Projects
None
Interest
RISC-V Architecture Technology
Skills
Hardware Description Language: Verilog System-Verilog
Contact